

# MODULE ~~TRANSISTOR~~ BIASING BIPOLAR JUNCTION TRANSISTOR

## Introduction

TRANS / ISTOR  
Transfer of Resistance

Transistor transfers the signal from one resistance level to another resistance level i.e. signal transferred from i/p port to o/p port.

(or)  
while transferring the signal from i/p port to o/p port it does the amplification process.

Depending on conduction of current due to charged particles ( $e^-$  & holes) transistors are classified into:

1. Bipolar transistor
2. Unipolar transistor

1. Bipolar transistor:

The current conduction due to both  $e^-$  & holes.

Ex:- BJT

Depending on construction principle BJT classified into

1. NPN transistor
2. PNP transistor

(\*) BJT is a current controlled device i.e., the o/p current is controlled by the i/p current.

## 2. Unipolar transistor :-

The current conduction due to either  $e^-$  (or) holes.

EX :- FET.


The current conduction due to only  $e^-$  - N channel

The current conduction due to only holes - P channel

Depending on the construction principle FETs are classified into:

1. JFET

2. MOSFET (or) Insulated gate FET (IGFET)




\* FET is a voltage controlled device.  
i.e. the o/p current is controlled by the i/p voltage.

## \* Bipolar Junction transistor (BJT) :-

NPN

PNP


NPN transistor :-



$J_E$  → Emitter-base Junction

$J_C$  → Collector-base Junction

PNP transistor :-



Emitter:- Emits the charged particles

- Heavily doped.
- Medium in size.

Collector:- Collects the charged particles emitted by emitter

- Moderately doped.
- large in size.

Base:- Controls the current through the transistor.

- Lightly doped.
- small in size.



\* The main purpose of transistor is amplification. To do this, the transistor must be properly biased. (i.e. forward biased (F.B.) or reverse biased (R.B.))

Ex:-  $J_E - F.B.$  } → Active region.  
 $J_C - R.B.$  }

Junctions	Region of operation	Application
$J_E - R.B.$ $J_C - R.B.$	Cut off region	OFF switch
$J_E - F.B.$ $J_C - R.B.$	Active region	Amplifier
$J_E - F.B.$ $J_C - F.B.$	Saturation	ON switch
$J_E - R.B.$ $J_C - F.B.$	Inverse active region (Not economical, so it is never used)	Attenuator (reduce the amplification)

# \* Transistor current components

$$I_E = I_C + I_B \quad \text{--- (1)}$$



$I_{NE}$  → current due to  $e^-$  [which are majority carriers in emitter region]

$I_{PE}$  → current due to holes [which are majority carriers of base flowing into 'E' region]

$I_{NO}$  → current due to  $e^-$  [which are minority carriers of base flowing from 'C' region].

$I_{PO}$  → current due to holes [which are minority carriers of 'C' flowing from 'C' to 'B']

$I_{NC}$  → current due to  $e^-$  [due to collection of  $e^-$  by the collector from the emitter]

$$\therefore I_{NE} > I_{NC}$$

$$I_E = I_{NE} + I_{PE} \quad \text{--- (2)}$$

$$I_C = I_{NC} + I_{PO} \quad \text{--- (3)}$$

where  $I_B = I_{NO} + I_{PO} \quad \text{--- (4)}$

Equations (1) to (4) are called transistor fundamental current equations.


In transistor <sup>acting</sup> as an amplifier,

current gain ( $\alpha$ ) [Common Base]:-

$$\alpha = \frac{\text{The injected majority carrier current at 'C'}}{\text{Total emitter current.}}$$


' $\beta$ ' is current gain in CE configuration.  
' $\alpha$ ' is current gain in CB configuration.

⊛ Common Base characteristics:-



$$V_{BE} = f[I_E, V_{CB}] \rightarrow \text{i/p characteristics}$$


$$I_C = f[I_E, V_{CB}] \rightarrow \text{o/p characteristics}$$




i/p characteristics

'e' & 'b'  $\rightarrow$  short-circuited

~~'c' & 'b'  $\rightarrow$  open-circuited~~





\* Common Emitter characteristics:-



$V_{BE} = f(I_B, V_{CE}) \rightarrow$  i/p characteristics

$I_C = f(I_B, V_{CE}) \rightarrow$  o/p characteristics





The common collector characteristics are similar to common emitter characteristics.

The i/p characteristics  $V_{BE}$  replaced by  $V_{CB}$   
 & the o/p characteristics  $I_C$  replaced by  $I_E$ .

\* Relation between  $\alpha$  &  $\beta$  :-

$$\alpha = \frac{\beta}{1 + \beta}$$

(or)


$$\beta = \frac{\alpha}{1 - \alpha}$$

\* Early Effect (or) Base width modulation :-


The variation of the base width in accordance with the applied voltage across the collector junction is called base width modulation (or) Early Effect.

# Field Effect transistor

FET is a unipolar, low-noise & voltage controlled device.



JFET:- Construction of N-channel JFET:-  
JFET have 3 terminals - source, drain & gate.



- ① Gate-source is always reverse biased.
- ② Drain is always higher potential than source.

$V_{DS}$  is always positive.  
 $I_D$  value depends on  $V_{DS}$   
 $V_{GS}$  is always negative.


$I_D = f[V_{DS}]$   
 FET is voltage controlled device.




## \* FET characteristics:-

FET is a unipolar, low noise & voltage controlled device.

\* Depending on the construction principle the FET are classified into



JFET :- Operation & Construction of N-channel JFET :-



First select the N type bar whose resistance is exactly divided 2 heavily doped p-type semiconductors are exactly diffused into N-type silicon bar.

The gap b/w two depletion regions are called channel width

JFET have 3 terminals source, gate & drain.

To make conduction of current the N-channel JFET must be properly biased.

- i.e.
- (1) Gate-source is always reverse biased
  - (2) Drain-source higher potential than source.
- $V_{DS}$  is always (+)ve.

As  $V_{DS} \uparrow$   $I_D \uparrow$

$V_{DS} \uparrow \uparrow$   $I_D \uparrow \uparrow$

\*  $I_D$  value depends on  $V_{DS}$ .

$$I_D = f(V_{DS})$$

→  $V_{GS}$  is always negative values.

As  $V_{GS} \uparrow$  - Depletion region width  $\uparrow$ , channel width  $\downarrow$   $I_D \downarrow$

As  $V_{GS} \uparrow \uparrow$   $I_D \downarrow \downarrow$

$$I_D = f[V_{GS}]$$

$$I_D = f(V_{GS}, V_{DS})$$

→ Voltage controlled device.

$$I_D = f[V_{GS}, V_{DS}]$$

$I_D$  vs  $V_{DS}$  when  $V_{GS} = \text{constant}$

- Drain characteristics

$I_D$  vs  $V_{GS}$  when  $V_{DS} = \text{constant}$

- Transfer characteristics

⊗ JFET parameters:-

(i) Drain resistance ( $r_d$ )

$$r_d = \frac{\Delta V_{DS}}{\Delta I_D}$$

(ii) Transconductance ( $g_m$ )

$$g_m = \frac{\Delta I_D}{\Delta V_{GS}}$$


(iii) Amplification factor

$$\mu = \frac{\Delta V_{DS}}{\Delta V_{GS}}$$


$$\mu = g_m \times r_d$$

⊛ V-I characteristics :-

Drain characteristics :-  $I_D$  vs  $V_{DS}$  when  $V_{GS} = \text{constant}$ .



Transfer characteristics :-  $I_D$  vs  $V_{GS}$  when  $V_{DS} = \text{constant}$ .



⊛ JFET parameters :-

(i) Drain Resistance ( $r_d$ ) :-

$$r_d = \left[ \frac{\Delta V_{DS}}{\Delta I_D} \right]$$

(ii) Transconductance ( $g_m$ ) :-

$$g_m = \left( \frac{\Delta I_D}{\Delta V_{GS}} \right) \text{ (or) } \frac{dI_D}{dV_{GS}}$$

(iii) Amplification factor :-

$$\mu = \left( \frac{\Delta V_{DS}}{\Delta V_{GS}} \right)$$

\* MOSFET :-


↳ Metal oxide semiconductor FET.

Depletion MOSFET


→ ~~There~~ The channel exists b/w 'S' & 'D' terminals.

There is no necessity to apply a particular voltage b/w 'G' & 'S'.

→ Symbols (Representation)



N-channel D-MOSFET




P-channel D-MOSFET

→ We can apply any potentials b/w 'G' & 'S' (positive, zero or negative)


Enhancement MOSFET

→ No channel exists b/w 'S' & 'D' terminals.

→ Symbols (Representation)




N-channel E-MOSFET



P-channel E-MOSFET

→ For N-channel E-MOSFET,  $V_{GS}$  is always positive

# ⊛ TRANSISTOR BIASING



Apply KVL to i/p loop,

$$V_{BB} - I_B R_B - V_{BE} = 0$$

$$I_B = \left( \frac{V_{BB} - V_{BE}}{R_B} \right)$$

Apply KVL to o/p loop,

$$V_{CC} - I_C R_C - V_{CE} = 0$$

$$I_C = \frac{V_{CC} - V_{CE}}{R_C}$$

$$V_{CE} = V_{CC} - I_C R_C$$

⊛ On x-axis - y-axis component is '0'  
( $I_C = 0$ )

$$V_{CE} = V_{CC} \rightarrow \text{Max o/p voltage}$$


⊛ On y-axis - x-axis component is '0'

$$(V_{CE} = 0)$$

$$I_C = \frac{V_{CC} - V_{CE}}{R_C} \rightarrow 0$$

$$= \frac{V_{CC}}{R_C}$$

$$I_C = \frac{V_{CC}}{R_C} \rightarrow \text{Max o/p current.}$$



The line joining the cutoff point and the saturation point is called DC load line.

The point of intersection of DC load line and the transistor characteristics curve is called operating point (or) Q point.

To do the faithful amplification, the operating point must be in the middle of the DC load line (or) near about the middle of the DC load line.

$$Q(V_{ceQ}, I_{cQ})$$

$$I_{cQ} = \beta I_{BQ} + (1 + \beta) I_{C0}$$

Due to collection of charged particles by 'c'

temp. across the junction  $T_j \uparrow$

As Temp.  $\uparrow \Rightarrow I_{C0}, \beta$  &  $V_{BE}$  varies.

Effect of temp on  $I_0, \beta \& V_{ce}$  :-

(i) As  $T \uparrow I_0 \uparrow$

For every  $1^\circ\text{C} \uparrow$  temp.  $I_0 \uparrow$  by 7%.

For every  $10^\circ\text{C} \uparrow$  "  $I_0$  doubles.

$$\left. \begin{array}{l} T_1^\circ\text{C} \rightarrow I_{01} \\ T_2^\circ\text{C} \rightarrow I_{02} \end{array} \right\} I_{02} = I_{01} \cdot 2^{\left(\frac{T_2 - T_1}{10}\right)}$$

(ii) As  $T \uparrow \beta \uparrow$

For  $50^\circ\text{C} \uparrow$  temp.  $\beta$  value of Ge transistor doubles.

For  $100^\circ\text{C} \uparrow$  temp.  $\beta$  value of Si transistor doubles.


(iii) As  $T \uparrow V_{ce} \downarrow$

For  $1^\circ\text{C} \uparrow$  temp.  $V_{ce} \downarrow$  by 2.5mV.

$I_c$  is effected more by  $I_0$ .

$$I_c = f [I_0, V_{ce}, \beta]$$

⊛ As  $T \uparrow \Rightarrow I_0 \uparrow \Rightarrow A \cdot I_0 \uparrow \Rightarrow I_c \uparrow \Rightarrow A \cdot I_c \uparrow \Rightarrow T \uparrow$



Due to the collection of charged particles by the collector, temp. across the junction  $T_c$  increases.

It becomes accumulative process. At some particular state, temp. across the junction becomes maximum and breakdown of the collector junction takes place. This process is called "Thermal Runaway".

This is due to instability in the transistor simply the self destruction of it is called thermal runaway. To avoid this, the transistor must be stabilized.

Stabilization:-

$I_{B0}$ ,  $V_{BE}$  &  $\beta$  due to temp.

The process of making the operating point independent of the variations in  $I_{B0}$ ,  $V_{BE}$ ,  $\beta$  due to temp. is termed as stabilization.

The process of keeping the operating point in the active region is termed as stabilization.

The stability of a transistor is measured in stability factor.

Stability factor:-

$$I_{B0} = f[V_{BE}, I_{B0}, \beta]$$

$$\Delta I_{B0} = \left\{ \begin{array}{l} \text{Change in } I_{B0} \text{ due} \\ \text{to } I_{B0} \text{ alone} \end{array} \right\} + \left\{ \begin{array}{l} \text{Change in } I_{B0} \text{ due} \\ \text{to } V_{BE} \text{ alone} \end{array} \right\} + \left\{ \begin{array}{l} \text{Change in } I_{B0} \\ \text{due to } \beta \text{ alone} \end{array} \right\}$$

$$\Delta I_{B0} = \left( \frac{\Delta I_{B0}}{\Delta I_{B0}} \times \Delta I_{B0} \right) \Bigg|_{V_{BE}, \beta = \text{constant}} + \left( \frac{\Delta I_{B0}}{\Delta V_{BE}} \times \Delta V_{BE} \right) \Bigg|_{I_{B0}, \beta = \text{constant}} + \left( \frac{\Delta I_{B0}}{\Delta \beta} \times \Delta \beta \right) \Bigg|_{I_{B0}, V_{BE} = \text{constant}}$$

$$\Delta I_{B0} = \frac{\Delta I_{B0}}{\Delta I_{B0}} \Bigg|_{V_{BE}, \beta = \text{constant}} \times \Delta I_{B0} + \frac{\Delta I_{B0}}{\Delta V_{BE}} \Bigg|_{I_{B0}, \beta = \text{constant}} \Delta V_{BE} + \frac{\Delta I_{B0}}{\Delta \beta} \Bigg|_{I_{B0}, V_{BE} = \text{constant}} \Delta \beta$$



$$\Delta R_c = S \Delta R_o + S' \Delta V_{BE} + S'' \Delta \beta$$

where

$$S = \frac{\Delta R_c}{\Delta R_o} \Big|_{V_{BE}, \beta = \text{constant}}$$

$$S' = \frac{\Delta R_c}{\Delta V_{BE}} \Big|_{R_o, \beta = \text{constant}}$$

$$S'' = \frac{\Delta R_c}{\Delta \beta} \Big|_{R_o, V_{BE} = \text{constant}}$$

} Stability factor

Stability factor (S)

$$S = \frac{\Delta R_c}{\Delta R_o} \text{ (or) } \frac{dR_c}{dR_o} \Big|_{V_{BE}, \beta = \text{constant}}$$

$$R_c = \beta R_B + (1 + \beta) R_o$$

Differentiate w.r.t.  $R_c$ .

$$1 = \beta \frac{dR_B}{dR_c} + (1 + \beta) \frac{dR_o}{dR_c}$$

$$1 - \beta \frac{dR_B}{dR_c} = (1 + \beta) \frac{1}{S}$$

$$S = \frac{(1 + \beta)}{1 - \beta \frac{dR_B}{dR_c}}$$

To calculate  $\frac{dR_B}{dR_c}$ ,

- (i) always take i/p loop equations of the given transistor ckt.
- (ii) Differentiate w.r.t.  $R_c$ , we get  $\left(\frac{dR_B}{dR_c}\right)$  value.
- (iii) If  $S \rightarrow$  very high  $\left\{ \begin{array}{l} \text{(or)} \\ \text{high} \end{array} \right\} S = \frac{\Delta R_c}{\Delta R_o} \rightarrow$  The ckt. is thermally less stable.
- If  $S \rightarrow$  low  $\Rightarrow$  The ckt. is thermally more stable.

## \* Biasing Methods:-

The biasing methods are used to keep the operating point in the active region.

The biasing methods are:

- ① Fixed Bias Method.
- ② Collector-to-Base bias.

(OR)

Feedback Resistor bias.

- ① Voltage Divider bias


(OR)

Emitter bias

(OR)

Self bias method.

- ① Fixed Bias method:-



Apply KVL to  $i/p$  loop:-

$$V_{CC} - I_B R_B - V_{BE} = 0$$

$$-I_B = \frac{V_{BE} - V_{CC}}{R_B} \Rightarrow I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

$$I_C = \beta I_B$$

Assuming the transistor operated in active region.

## Feedback Resistor Bias Method:-

Apply KVL to i/p loop:-

$$V_{CC} - I_B R_B - V_{BE} = 0$$

$$\boxed{V_{BE} = V_{CC} - I_B R_B}$$

Note:-

If the estimated  $V_{CE}$  voltage satisfies the condition

$$\boxed{V_{CE(sat)} < V_{CE} < V_{CC}}$$

→ Transistor operating in active region

$$V_{BE} = V_D \rightarrow \left. \begin{array}{l} I_C \rightarrow \text{F.B.} \\ I_C \rightarrow \text{R.B.} \end{array} \right\} \text{Active region.}$$

Else the transistor operates in saturation region.

If it is in this region,

$$-V_{CC} = V_{CE(sat)} = \begin{cases} 0.2V \rightarrow \delta_i \\ 0.1V \rightarrow \delta_e \end{cases}$$

## Stability Factor

To calculate 'S' take i/p loop equations

$$V_{CC} - I_B R_B - V_{BE} = 0$$

Differentiate w.r.t  $I_B$

$$0 - \frac{dI_B}{dI_B} \times R_B - 0 = 0$$


$$\therefore \frac{dI_B}{dI_B} = 0$$

$$\boxed{S = (1 + \beta)}$$

$\beta \rightarrow \text{high}$   
 $S \rightarrow \text{high}$

The fixed bias ckt. is thermally less stable.

② Collector-to-Base bias or Feedback Resistor Bias Method:



Apply KVL to i/p loop

$$V_{CC} - (I_C + I_B)R_C - I_B R_B - V_{BE} - (I_C + I_B)R_E = 0$$

Assume that the transistor is operating in the active region, we get:

$$I_C = \beta I_B$$

$$I_C + I_B = (1 + \beta) I_B$$

$$V_{CC} - (1 + \beta) I_B R_C - I_B R_B - V_{BE} - (1 + \beta) I_B R_E = 0$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (1 + \beta)(R_C + R_E)}$$

$$I_C = \beta I_B$$

Apply KVL to o/p loop,

$$V_{CC} - (I_C + I_B)R_C - V_{CE} - (I_C + I_B)R_E = 0$$

$$V_{ce} = V_{cc} - (I_c + I_B)(R_c + R_E)$$

Stability factor (S):-

To calculate 'S' take i/p loop equations.

$$V_{cc} - (I_c + I_B)R_c - I_B R_B - V_{BE} - (I_c + I_B)R_E = 0$$

$$V_{cc} - V_{BE} - (R_c + R_B + R_E)I_B - (R_c + R_E)I_c = 0$$

Differentiate w.r.t.  $I_c$ .

$$0 - 0 - (R_c + R_B + R_E) \frac{dI_B}{dI_c} - (R_c + R_E) = 0$$


$$\frac{dI_B}{dI_c} = - \left[ \frac{R_c + R_E}{R_c + R_B + R_E} \right]$$

$$S = \frac{1 + \beta}{1 + \beta \left( \frac{R_c + R_E}{R_c + R_B + R_E} \right)}$$

$(1 + \beta)$

$$S = \frac{(1 + \beta)}{1 + \beta \left( \frac{(I_c + I_B) \text{ current flowing resistors sum}}{I_B \text{ current flowing resistor sum}} \right)}$$

Without 'R<sub>E</sub>' :-



Put  $R_e = 0$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (1 + \beta) R_C}$$

$$I_C = \beta I_B$$

$$V_{CE} = V_{CC} - (I_C + I_B) R_C$$


$$S = \frac{1 + \beta}{1 + \beta \left( \frac{R_C}{R_C + R_B} \right)}$$

Note Collector to base bias ckt. is thermally more stable compared to fixed bias ckt.


$$S = \frac{1 + \beta}{1 + \beta \left( \frac{R_C}{R_C + R_B} \right)} \approx 1 + \beta \text{ if } R_C \ll 0$$

The ckt. is thermally less stable  
 $\therefore$  The collector to base bias method 'R<sub>C</sub>' value should not be very small.

③ Voltage divider (or) Emitter (or) Self bias method:-



Thevenin's Equivalent circuit :-




$$V_{th} = x R_2$$

$$x = \frac{V_{cc}}{R_1 + R_2}$$


$$V_{th} = \frac{V_{cc}}{R_1 + R_2} \times R_2$$

$$V_{th} = V_{cc} \left[ 1 + \frac{R_2}{R_1} \right]$$

Rth :-



$$R_{th} = \frac{R_1 R_2}{R_1 + R_2}$$



Apply KVL to i/p loop :-

$$V_{th} - I_B R_{th} - V_{BE} - (I_C + I_B) R_E = 0$$

Assume that the transistor operates in the active region

$$I_C = \beta I_B \quad \& \quad I_C + I_B = (1 + \beta) I_B$$

$$\Rightarrow V_{th} - V_{BE} - I_B R_{th} - (1 + \beta) I_B R_E = 0$$

$$I_B = \frac{V_{th} - V_{BE}}{R_{th} + (1 + \beta) R_E} \quad \& \quad I_C = \beta I_B$$

Apply KVL to o/p loop:-

$$V_{CC} - I_C R_C - V_{CE} - R_E (I_C + I_B) = 0$$

$$V_{CE} = V_{CC} - I_C R_C - (I_C + I_B) R_E$$

Stability factor:-

$$S = \frac{1 + \beta}{1 + \beta \left( \frac{R_E}{R_{Th} + R_E} \right)}$$

$$S = \frac{1 + \beta}{1 + \beta \left( \frac{1}{\frac{R_{Th}}{R_E} + 1} \right)}$$

if  $\frac{R_{Th}}{R_E} \rightarrow \infty \Rightarrow S \rightarrow (1 + \beta)$

$\therefore$  The ckt. is thermally less stable

if  $\frac{R_{Th}}{R_E} \rightarrow 0 \Rightarrow S \rightarrow 1 \Rightarrow$  The ckt. is thermally more stable.

But  $S = 1 \rightarrow$  practically not possible.

For  $S = 1$ :-  $\frac{R_{Th}}{R_E} = 0$

i.e.  $R_{Th} = 0, R_E = 0 \rightarrow$  Collector  $\rightarrow$  o.c  $\rightarrow$  (Transistor OFF)

$R_{Th} = 0$   $\left\{ \begin{array}{l} R_1 = 0 \rightarrow V_B > V_C \rightarrow I_C \rightarrow$  F.B. (saturation region)  
 $R_2 = 0 \rightarrow I_E \rightarrow$  R.B.  $\rightarrow$  (cutoff region)




⊛ FET Biasing :-

Methods

- Fixed bias
- Self bias
- Voltage divider bias

① fixed bias Method :-



$$I_D \gg I_G \Rightarrow \boxed{I_G = 0}$$

$$I_G R_G = 0 ; V_G \approx -V_{GS}$$

$$V_S = 0$$

$$V_{GS} = V_G - V_S$$

$$= -V_{GS}$$

→ Substitute  $V_{GS}$  in  $I_D$  equation

$$\text{we get } I_D \approx I_S$$


$$Q_{pt.} (V_{GS}, I_D)$$

↓

Q-point

② Self bias method:-

There is no necessity of supply voltage ' $V_{GS}$ '.



$$\begin{aligned}
 I_G &= 0 \\
 I_G R_G &= 0 \\
 V_G &= 0V \\
 V_S &= I_D R_S \\
 V_{GS} &= -I_D R_S
 \end{aligned}$$

Substitute  $V_{GS}$  value in  $I_D$  equation.

$$\begin{aligned}
 I_D &= I_{DSS} \left[ 1 - \frac{V_{GS}}{V_{GS(\text{cutoff})}} \right]^2 \\
 &= I_{DSS} \left[ 1 - \left( \frac{-I_D R_S}{V_{GS(\text{cutoff})}} \right) \right]^2
 \end{aligned}$$

By simplifying we get a quadratic equation

By solving  $\Rightarrow$  we get  $\left\{ \begin{matrix} I_{D1} \\ I_{D2} \end{matrix} \right\}$

$\rightarrow$  Choose the correct value of  $I_D$

$\downarrow$


Note:-

Always choose the lower value of  $I_D$ .

③ Voltage divider bias :-

$$V_{th} = V_{DD} \left( \frac{R_2}{R_1 + R_2} \right)$$

$$R_{th} = \frac{R_1 R_2}{R_1 + R_2}$$



$$I_G \approx 0$$

$$I_G R_{th} \approx 0$$

$$V_G = V_{th}$$

$$V_S = I_D R_S$$

$$V_{GS} = V_G - V_S$$


$$V_{GS} = V_{th} - I_D R_S$$

Substitute  $V_{GS}$  value in  $I_D$  equation,  
we get a quadratic equation.

By solving we get  $\left\{ \begin{matrix} I_{D1} \\ I_{D2} \end{matrix} \right\}$

Choose the correct value of drain current.

# ⊕ AMPLIFIERS [ TRANSISTOR AMPLIFIERS ]



Inputs ( $V_1, I_1$ )

Outputs ( $V_2, I_2$ )

For a BJT transistor, dependents ( $V_1, I_2$ )

Independents ( $I_1, V_2$ )

In general, we express this relationship as,

$$\left. \begin{aligned} V_1 &= h_{11} I_1 + h_{12} V_2 \\ I_2 &= h_{21} I_1 + h_{22} V_2 \end{aligned} \right\} \text{h-parameter equations of transistor}$$

When  $V_2 = 0$  i.e. o/p port S.C.:-

$$V_1 = h_{11} I_1, \quad I_2 = h_{21} I_1$$

$$h_{11} = \left( \frac{V_1}{I_1} \right) \rightarrow \text{input impedance } h_i (\Omega)$$

$$h_{21} = \left( \frac{I_2}{I_1} \right) \rightarrow \text{forward current gain } (h_f)$$

When  $I_1 = 0$  i.e. i/p port O.C.:-

$$V_1 = h_{12} V_2; \quad I_2 = h_{22} V_2$$

$$h_{12} = \left[ \frac{V_1}{V_2} \right] \rightarrow \text{Reverse voltage gain } (h_r)$$

$$h_{22} = \left[ \frac{I_2}{V_2} \right] \rightarrow \text{o/p admittance } h_o (\Omega^{-1})$$

$$V_1 = h_i I_1 + h_r V_2$$

$$I_2 = h_f I_1 + h_o V_2$$


Depending on the transistor configuration, add a sub-script to the h-parameters.

$$CB \rightarrow h_{ib}, h_{rb}, h_{fb}, h_{ob}$$

$$CE \rightarrow h_{ie}, h_{re}, h_{fe}, h_{oe}$$

$$CC \rightarrow h_{ic}, h_{rc}, h_{fc}, h_{oc}$$


The small signal model (or) equivalent ckt. of a transistor :-



$$V_1 = h_i I_1 + h_r V_2$$

$$I_2 = h_f I_1 + h_o V_2$$

Amplifier Analysis:-



Analysis includes the calculation of the following:

① Current gain,  $A_I = \left(\frac{I_2}{I_1}\right)$

② Input impedance,  $Z_i = \left(\frac{V_1}{I_1}\right)$

③ Voltage gain,  $A_V = \left(\frac{V_0}{V_1}\right)$

④ o/p impedance,  $Z_o = \left(\frac{V_2}{I_2}\right)$

⑤ Voltage amplification  
(or)  
Overall voltage gain }  $A_{VS} = \left(\frac{V_0}{V_S}\right)$

⑥ Current amplification  
(or)  
Overall current gain }  $A_{IS} = \left(\frac{I_2}{I_S}\right)$

$\left\{ \begin{array}{l} V_1 = h_i I_1 + h_r V_2 \\ I_2 = h_f I_1 + h_o V_2 \end{array} \right\}$  Use these equations.

⑦ Current gain :- ( $A_I$ )

$$A_I = \frac{I_2}{I_1} = \frac{-\beta I_1}{I_1}$$

$$I_2 = h_f I_1 + h_o V_2$$

$$\text{But } V_2 = V_0 = I_2 Z_L = -\beta I_1 Z_L$$

$$I_2 = h_f I_1 + h_o (-\beta I_1 Z_L)$$

$$I_2 (1 + h_o Z_L) = h_f I_1$$

$$\left(\frac{R_2}{R_1}\right) = \frac{h_f}{(1+h_o Z_L)}$$

$$A_2 = \frac{-R_2}{R_1} = \frac{-h_f}{(1+h_o Z_L)}$$

② Input impedances:-

$$Z_i = \frac{V_1}{I_1}$$

$$(or) Z_i = h_i + h_r \left[ \frac{-h_f}{1+h_o Z_L} \right] Z_L$$

$$V_1 = h_i I_1 + h_r V_2$$

$$V_1 = h_i I_1 + h_r (-I_2 Z_L)$$

$$= I_1 \left( h_i + h_r \left( \frac{-I_2}{I_1} \right) Z_L \right)$$

$$\therefore Z_i = \frac{V_1}{I_1} = h_i + h_r A_2 Z_L$$

$$= h_i - \frac{h_o h_f}{1+h_o Z_L} \times Z_L$$

$$= h_i - \frac{h_r h_f}{\left( \frac{1+h_o Z_L}{Z_L} \right)}$$

$$Z_i = h_i - \left( \frac{1}{\frac{Z_L}{1+h_o Z_L}} + h_o \right)$$

③ Voltage gain:-

$$A_v = \frac{V_o}{V_i} = \frac{V_2}{V_1}$$

$$A_v = \left( \frac{-R_2 Z_L}{V_1} \right)$$

$$\frac{V_2}{V_1} = Z_i \Rightarrow V_1 = Z_i I_1$$

$$A_v = \frac{-R_2 Z_L}{Z_i I_1} = \left( \frac{-R_2}{I_1} \right) \cdot \frac{Z_L}{Z_i}$$

$$A_v = \frac{A_2 Z_L}{Z_i}$$

④ o/p impedance:-

$$Z_o = \left( \frac{V_2}{I_2} \right) \left| \begin{array}{l} \text{load} \rightarrow \text{o.c.} \\ \text{All the sources set equal to zero.} \end{array} \right.$$

$$R_2 = h_f I_1 + h_o V_2$$

$$= V_2 \left[ h_o + h_f \frac{I_1}{V_2} \right]$$

$$\frac{R_2}{V_2} = \frac{1}{Z_o} = Y_o = h_o + h_f \left[ \frac{I_1}{V_2} \right]$$

To calculate  $Z_o$ , first calculate  $\left( \frac{I_1}{V_2} \right)$   
Apply KVL to i/p loop,

$$0 - I_1 (R_s + h_i) - h_r V_2 = 0$$

$$\boxed{\frac{I_1}{V_2} = \frac{-h_r}{R_s + h_i}}$$

$$Y_o = h_o + h_f \left( \frac{-h_r}{R_s + h_i} \right)$$


$$\boxed{Y_o = h_o - \frac{h_r h_f}{R_s + h_i}}$$

⑤ voltage amplification:-

$$A_{vs} = \frac{V_o}{V_s} = \left( \frac{V_o}{V_i} \right) \left( \frac{V_i}{V_s} \right)$$

$$A_{vs} = A_v \left( \frac{V_i}{V_s} \right)$$

$$V_i = V_s \left[ \frac{Z_i}{R_s + Z_i} \right]$$





$$A_{vs} = A_v \left[ \frac{z_i}{R_s + z_i} \right]$$

$\underbrace{\hspace{1.5cm}}_{< 1}$

$$A_{vs} < A_v$$


For an ideal voltage source,  $R_s = 0$

$$A_{vs} = A_v$$

⑥ Current Amplification :-

$$A_{is} = \left( \frac{i_o}{i_s} \right) = \left[ \frac{i_o}{i_1} \right] \left[ \frac{i_1}{i_s} \right]$$

$$\Rightarrow A_{is} = A_i \left( \frac{i_1}{i_s} \right)$$



$$\therefore A_{is} = A_i \left( \frac{R_s}{R_s + z_i} \right)$$

$$\Rightarrow A_{is} < A_i$$

For an ideal current source,  $R_s = \infty$


$$A_{is} = A_i \left[ \frac{1}{1 + \frac{z_i}{R_s}} \right]$$

$\underbrace{\hspace{1.5cm}}_{\rightarrow 0}$

$$A_{is} = A_i$$

⊛ Miller's theorem:-

In a linear circuit, if there exists a branch with impedance  $Z$ , connecting two nodes with nodal voltages  $V_1$  and  $V_2$ , we can replace this branch by two branches connecting the corresponding nodes to ground by impedances respectively  $\frac{Z}{(1-A_V)}$  &  $\frac{Z A_V}{(A_V-1)}$



$$I_1 = \frac{V_1 - V_2}{Z}$$


$$= \frac{1}{Z} V_1 \left( 1 - \frac{V_2}{V_1} \right)$$

$$I_1 = \frac{1}{Z} V_1 (1 - A_V)$$

$$\frac{V_1}{I_1} = \frac{Z}{1 - A_V} \Rightarrow \boxed{Z_1 = \frac{Z}{1 - A_V}}$$

$$I_2 = \frac{V_2 - V_1}{Z} = \frac{1}{Z} V_2 \left( 1 - \frac{V_1}{V_2} \right) = \frac{1}{Z} V_2 \left( 1 - \frac{1}{A_V} \right)$$

$$\boxed{Z_2 = \frac{V_2}{I_2} = \frac{Z}{\left( 1 - \frac{1}{A_V} \right)} = \frac{Z A_V}{(A_V - 1)}}$$



Its dual version is based on Kirchhoff's current law. Dual of Miller's theorem is also called Miller's theorem for current.





⊛ Simplified h-parameter model (or) Approximate model:-

This model based on CE  $\rightarrow$  we must use h-parameters of CE only, i.e. ( $h_{ie}, h_{re}, h_{fe}, h_{oe}$ )

In simplified model we neglect  $\begin{cases} h_{re} V_{ce} \\ h_{oe} V_{ce} \end{cases}$

Reason for this is the current passing through  $\left(\frac{1}{h_{oe}}\right)$  is very low ( $\approx 0$ ) [ $\because \frac{1}{h_{oe}}$  is very high]

The simplified model of the transistor is



## SINGLE STAGE AMPLIFIERS

### ⊛ Classification of Amplifiers:-

BJT Amplifiers

- CE Amplifier
- CB Amplifier
- CC Amplifier

FET Amplifiers

- CD Amplifier
- CS Amplifier
- CG Amplifier

### ⊛ Distortion in Amplifiers:-

Distortion is the alteration of the original shape (or other characteristics) of the waveform of a signal in an electronic device.

Types of distortion include:

#### ⊛ Amplitude distortion:-

O/p amplitude is not a linear function of the i/p amplitude under specified conditions.

#### ⊛ Frequency (or) Harmonic distortion:-


These distortions are overtones added to a pure sine wave fed to the system.

⊛ Phase distortion:-

This form of distortion occurs due to electrical reactance. Here all the components of the ip signal are not amplified with the same phase shift, hence making some parts of the o/p signal out of phase with the rest of the o/p.


⊛ CE Amplifier (already discussed in previous module under hybrid parameters) (i)  $Z_i = h_{ie}$  (ii)  $Z_o = R_c$  (iii)  $A_v = \frac{-h_{fe} R_c}{h_{ie}}$

⊛ CB Amplifier:-



$$Z_i = -R_c$$

$$Z_o = h_{fe} R_b$$



① Current gain:-

$$A_i = \left( \frac{I_c}{I_e} \right) = \frac{-h_{fe} R_b}{-(1+h_{fe}) R_b} = \frac{h_{fe}}{(1+h_{fe})}$$

$$\text{As } D_r > N_r \Rightarrow \boxed{A_i < 1}$$

But if  $h_{fe} \gg 1 \Rightarrow A_i \approx 1$

The o/p current  $\approx$  i/p current

The ckt. is current follower (or) current Buffer.

$\therefore$  The CB Amplifier used as a current Buffer ckt.

② Input Impedance:-

$$Z_i = \frac{V_e}{I_e}$$

$$V_e = -h_{ie} I_b \Rightarrow Z_i = \frac{-h_{ie} R_b}{-(1+h_{fe}) R_b} = \frac{h_{ie}}{(1+h_{fe})}$$

$$\therefore \boxed{Z_i = \frac{h_{ie}}{1+h_{fe}}} \Rightarrow Z_i \text{ is very low}$$
$$Z_i' = Z_i \parallel R_E$$

Voltage gain:-

$$A_v = \left( \frac{V_o}{V_e} \right)$$

$$V_o = I_c R_c = -h_{fe} I_b R_c$$

$$V_e = -h_{ie} I_b$$

$$\therefore A_v = \left( \frac{h_{fe} R_c}{h_{ie}} \right)$$

Voltage Amplification:

$$A_{vs} = \left( \frac{V_o}{V_s} \right) = \left( \frac{V_o}{V_e} \right) \left( \frac{V_e}{V_s} \right)$$

$$A_{vs} = A_v \left( \frac{V_e}{V_s} \right)$$

$$V_e = V_s \left[ \frac{z_i'}{z_i' + R_s} \right]$$

$$A_{vs} = A_v \left[ \frac{V_s \left[ \frac{z_i'}{z_i' + R_s} \right]}{V_s} \right]$$

$$A_{vs} = A_v \left[ \frac{z_i'}{z_i' + R_s} \right]$$

As  $R_s \gg z_i'$

$$\Rightarrow A_{vs} \ll A_v$$

( $A_{vs}$  is very low for CB Amplifier)

$\therefore$  The CB Amplifier cannot be used for voltage Amplification.

O/p Impedance ( $z_o$ ):



$$z_o = \left( \frac{V_o}{I_o} \right) \left| \begin{array}{l} R_e \rightarrow \text{D.C.} \\ \& \\ V_s = 0 \end{array} \right.$$

$$z_o' = R_e \parallel z_o$$

$$\because z_o = \infty$$

$$z_o' = R_e$$

\* CC Amplifier :-



Current gain :-

$$A_I = \frac{I_e}{I_b} = \frac{(1+h_{fe})I_b}{I_b} = (1+h_{fe})$$

Input impedance :-

$$Z_i = \left( \frac{V_b}{I_b} \right)$$

$$V_b = h_{ie} I_b + I_e R_E$$

$$= h_{ie} I_b + (1+h_{fe}) I_b R_E$$



$$V_o = \beta_b (h_{ie} + (1+h_{fe})R_E)$$

$$Z_i = \frac{V_b}{I_b} = \frac{\beta_b (h_{ie} + (1+h_{fe})R_E)}{\beta_b} = h_{ie} + (1+h_{fe})R_E$$

$$Z_i' = Z_i \parallel R_B$$

Voltage Gain ( $A_v$ ) :-

$$A_v = \frac{V_o}{V_b}$$

$$V_o = \beta_b R_E = (1+h_{fe})\beta_b R_E$$

$$A_v = \frac{(1+h_{fe})\beta_b R_E}{\beta_b (h_{ie} + (1+h_{fe})R_E)}$$

$$A_v = \frac{(1+h_{fe})R_E}{h_{ie} + (1+h_{fe})R_E}$$

As  $N_r < D_r$ ;  $A_v < 1$

if  $(1+h_{fe})R_E \gg h_{ie} \Rightarrow \therefore A_v \approx 1$

The O/p voltage follows the i/p voltage.

→ Voltage follower circuit  
(or)

→ Voltage Buffer circuit  
(or)

→ Emitter follower circuit.

CC Amplifier is used as voltage buffer circuit

## Voltage Amplification

$$A_{VS} = \frac{V_o}{V_s} = \left(\frac{V_o}{V_b}\right) \left(\frac{V_b}{V_s}\right) = A_V \left(\frac{V_b}{V_s}\right)$$

$$V_b = V_s \left[ \frac{z_i'}{z_i' + R_s} \right]$$

$$A_{VS} = A_V \left(\frac{V_b}{V_s}\right) = A_V \left[ \frac{z_i'}{z_i' + R_s} \right]$$

As  $A_V < 1$ ;  $A_{VS} < 1$

$\therefore$  CC Amplifier cannot be used for voltage amplification

O/p Impedance ( $z_o$ ):-

$$z_o = \frac{V_e}{I_e'} \quad \begin{array}{l} R_e \rightarrow \text{O.C.} \\ \& \\ V_s = 0. \end{array}$$

$$V_e = -R_b (h_{ie} + R_s')$$

$$I_e' = -(1 + h_{fe}) I_b$$

$$\therefore z_o = \frac{R_b (h_{ie} + R_s')}{(1 + h_{fe}) R_b}$$

$z_o \rightarrow$  very low for CC Amplifier  $\Rightarrow$

$$z_o = \frac{h_{ie} + R_s'}{1 + h_{fe}}$$

$$z_o' = z_o \parallel R_e$$

Note FET Amplifiers (CD, CS & CG) were already discussed during briefly in previous modules.

## Amplifier Analysis

With Resistive load: (performance of amplifier is also important)

→ Among the three amplifiers CE is only used for amplification.

→ For CE Amplifier

(i)  $z_i = h_{ie}$  → very low

(ii)  $z_o = \infty$  → very high

(iii)  $A_v = \frac{-h_{fe} R_c}{h_{ie}}$  → very high.

The expected values from the amplifier are

(i)  $A_v$  → very high — (more amplification)

(ii)  $z_i$  → very high — ↑ driving capacity of circuit

(iii)  $z_o$  → very low — ↓ the loading effect on i/p signal.

To increase thermal stability & to improve the impedance characteristics negative feedback is usually employed.